{"added":null,"apiVersion":1,"behindSince":"2026-07-01","buildDepends":[],"categories":["wip","cad"],"comment":"Convert HDL (Verilog etc) into a C++ or SystemC model","compare":"/compare/verilator/index.json","dependentCount":null,"description":"Verilator is the fastest free Verilog HDL simulator, and outperforms\nmost commercial simulators. Verilator compiles synthesizable\nSystemVerilog (generally not test-bench code), plus some SystemVerilog\nand Synthesis assertions into single- or multithreaded C++ or\nSystemC code. Verilator is designed for large projects where fast\nsimulation performance is of primary concern, and is especially\nwell suited to generate executable models of CPUs for embedded\nsoftware design teams.","flavors":[],"html":"https://daemonports.org/netbsd/wip/verilator/","kind":"port","lastUpdate":null,"license":["gnu-gpl-v3"],"maintainer":"pkgsrc-users@NetBSD.org","name":"verilator","newest":false,"newestVersion":"5.052","noVulnData":false,"origin":"wip/verilator","otherSystems":[{"maintainer":"yuri@FreeBSD.org","matchedBy":"name","newest":true,"origin":"cad/verilator","path":"/cad/verilator/","system":"FreeBSD","updated":"2026-09-10","version":"5.052"},{"behindSince":"2026-07-01","maintainer":"The OpenBSD ports mailing-list \u003cports@openbsd.org\u003e","matchedBy":"name","noVulnData":true,"origin":"lang/verilator","path":"/openbsd/lang/verilator/","system":"OpenBSD","version":"5.044"},{"behindSince":"2026-07-01","maintainer":"yuri@FreeBSD.org","matchedBy":"name","origin":"cad/verilator","path":"/dragonfly/cad/verilator/","system":"DragonFly","version":"5.034"},{"behindSince":"2026-07-01","maintainer":"ports@midnightBSD.org","matchedBy":"name","noVulnData":true,"origin":"cad/verilator","path":"/midnightbsd/cad/verilator/","system":"MidnightBSD","version":"5.026_1"},{"maintainer":"yuri@FreeBSD.org","matchedBy":"name","newest":true,"noVulnData":true,"origin":"cad/verilator","path":"","system":"HardenedBSD","version":"5.052"},{"maintainer":"yuri@FreeBSD.org","matchedBy":"name","newest":true,"noVulnData":true,"origin":"cad/verilator","path":"","system":"GhostBSD","version":"5.052"}],"packages":null,"pkgName":"verilator-5.026","related":["cad/verilator"],"repository":"pkgsrc-wip","requiredBy":[],"requiredByCount":0,"runDepends":[],"status":null,"system":"netbsd","systemLabel":"NetBSD","version":"5.026","versions":null,"vulnerabilities":null,"www":"https://github.com/verilator/verilator/"}