wip/OpenSTA 2.6.0.1628 NetBSD

OpenSTA is a gate level static timing verifier. As a stand-alone executable it can be used to verify the timing of a design using standard file formats.

* Verilog netlist * Liberty library * SDC timing constraints * SDF delay annotation * SPEF parasitics